How error-correction IP provides 20db improvements of time-interleaving spurious effects, in high-speed ADC systems