The Simplest Flexible Printed Transistors

Cheap disposable electronics from super-simple amorphous oxide transistor made from just two materials

2 min read
The Simplest Flexible Printed Transistors
Illustration: Sungkyunkwan University/SoongsilUniversity/ACS Nano

Using only two materials and a room temperature process, researchers in Korea have made extremely simple thin-film transistors on a plastic sheet. The transistors could pave the way for cheap, disposable flexible electronics, the researchers say.

Thin-film transistors are used today to turn pixels on and off in flat-panel displays. They are generally made of amorphous silicon deposited on rigid glass.

The new flexible transistors are made of indium oxide, which belongs to a class of materials known as amorphous oxide semiconductors. Amorphous oxides boast better electrical properties than amorphous silicon. Researchers believe that, compared to amorphous silicon, amorphous oxides could make for smaller, more energy efficient transistors that switch quickly. That would translate to sharper, faster displays. Plus, amorphous oxides can be cheaply printed on plastic.

Researchers in Tokyo first reported transistors made of amorphous indium gallium zinc oxide (IGZO) in 2004. Now, many big display manufacturers are working on LCD and OLED displays that use oxide transistors to drive their pixels.

The research team at Sungkyunkwan University in Korea has come up with an ultra-simple transistor design and fabrication method that could further cut the cost of amorphous oxide devices, because the process requires less material and fewer processing steps.

Transistors generally have three parts: a thin film semiconductor channel, a gate dielectric, and the electrodes (source, drain and gate). These three parts are formed from at least three different materials using three different processing steps.

The new transistors use just two materials: indium oxide and an ion gel. Ion gels are relatively new materials consisting of conductive ionic liquid trapped inside a polymer matrix.

The researchers first deposit indium oxide on a plastic sheet. They pattern it to produce patches of a U-shaped indium oxide layer surrounding a barbell-shaped indium oxide layer. Then they deposit the ion gel across the arm of the barbell so that it touched the ends of the U. Finally, they expose the sheet to argon gas, which metallizes all the indium oxide surfaces except the ion gel-covered barbell arm.

The plastic sheet is now coated with an array of transistors. In each transistor, the metallized U-shaped indium oxide acts as the gate electrode, the metallized barbell ends serve as the source and drain, and the gel-coated barbell arm acts as the semiconductor channel. The ion gel is the gate dielectric.

As a proof-of-concept, the researchers demonstrated a NOT logic circuit made of two transistors. The NOT device, or inverter, is the basic building block of digital electronics.

The method could be used with other oxides such as indium zinc oxide and IGZO, the researchers say. They reported their findings in the journal ACS Nano.

The Conversation (0)

3 Ways 3D Chip Tech Is Upending Computing

AMD, Graphcore, and Intel show why the industry’s leading edge is going vertical

8 min read
AMD 3D V-Cache
AMD
DarkBlue1

A crop of high-performance processors is showing that the new direction for continuing Moore’s Law is all about up. Each generation of processor needs to perform better than the last, and, at its most basic, that means integrating more logic onto the silicon. But there are two problems: One is that our ability to shrink transistors and the logic and memory blocks they make up is slowing down. The other is that chips have reached their size limits. Photolithography tools can pattern only an area of about 850 square millimeters, which is about the size of a top-of-the-line Nvidia GPU.

For a few years now, developers of systems-on-chips have begun to break up their ever-larger designs into smaller chiplets and link them together inside the same package to effectively increase the silicon area, among other advantages. In CPUs, these links have mostly been so-called 2.5D, where the chiplets are set beside each other and connected using short, dense interconnects. Momentum for this type of integration will likely only grow now that most of the major manufacturers have agreed on a 2.5D chiplet-to-chiplet communications standard.

Keep Reading ↓ Show less
{"imageShortcodeIds":[]}