Graphene-based Gas Membranes Promise Reduced Carbon Dioxide Emissions

For first time physical experiments show that graphene can serve as a gas membrane

2 min read
Graphene-based Gas Membranes Promise Reduced Carbon Dioxide Emissions

Researchers at the University of Colorado Boulder have achieved the first experimental results of using graphene as a membrane to separate gases. While still a long way off from industrial use, the membranes do possess mechanical properties that should prove beneficial in  natural gas production. The ultra-thin, graphene-based membranes' highly selective pores increase flux through the membrane making the process more energy efficient, thereby reducing the plant's production of carbon dioxide.

The Univ. of Colorado research builds on work that was completed last year at Boulder that showed that graphene possessed extraordinary adhesion capabilities. That work demonstrated that if graphene were used in a multi-layer membrane, the adhesion between the layers of the membrane would be extremely strong. 

This most recent work also seems to go one step beyond research at MIT from earlier this year. In that work, scientists used computer simulation to show that nanoporous graphene could replace membrane materials currently used in the reverse osmosis water desalination processes. At the time, the MIT researchers said they expected that turning their computer models into real world membranes would be daunting. According to the researchers, getting the pores size precisely right would be difficult to do on a large scale.

While the Boulder researchers have not attempted to scale up their experimental results yet, they have managed to get the pore size correct on the graphene so it can separate a variety of gases.

The research, which was published in the journal Nature Nanotechnology (“Selective molecular sieving through porous graphene”),  was able to achieve its precisely sized pores by etching them into graphene sheets with a process involving ultraviolet light-induced oxidation. The resulting porous graphene was then tested on a range of gases including “hydrogen, carbon dioxide, argon, nitrogen, methane and sulphur hexaflouride -- which range in size from 0.29 to 0.49 nanometers.”

“These atomically thin, porous graphene membranes represent a new class of ideal molecular sieves, where gas transport occurs through pores which have a thickness and diameter on the atomic scale,” says Colorado mechanical engineering professor Scott Bunch  in a university press release.

The main technical challenge, according to the researchers, will be bringing these results up to an industrial scale. In particular, they will need to find a process by which they can create large enough sheets of graphene.  The researchers even concede that getting the pores precisely defined still needs further development.

The Conversation (0)

3 Ways 3D Chip Tech Is Upending Computing

AMD, Graphcore, and Intel show why the industry’s leading edge is going vertical

8 min read
Vertical
A stack of 3 images.  One of a chip, another is a group of chips and a single grey chip.
Intel; Graphcore; AMD
DarkBlue1

A crop of high-performance processors is showing that the new direction for continuing Moore’s Law is all about up. Each generation of processor needs to perform better than the last, and, at its most basic, that means integrating more logic onto the silicon. But there are two problems: One is that our ability to shrink transistors and the logic and memory blocks they make up is slowing down. The other is that chips have reached their size limits. Photolithography tools can pattern only an area of about 850 square millimeters, which is about the size of a top-of-the-line Nvidia GPU.

For a few years now, developers of systems-on-chips have begun to break up their ever-larger designs into smaller chiplets and link them together inside the same package to effectively increase the silicon area, among other advantages. In CPUs, these links have mostly been so-called 2.5D, where the chiplets are set beside each other and connected using short, dense interconnects. Momentum for this type of integration will likely only grow now that most of the major manufacturers have agreed on a 2.5D chiplet-to-chiplet communications standard.

Keep Reading ↓ Show less
{"imageShortcodeIds":[]}